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A first system and method relates to an analog current-mode 
method using branch systems. In the analog current-mode 
implementation, multiple branches systems can be scaled 
according to filter coefficients and switched using known data 
points. Positive coefficients can add current to the summing 
node, while negative coefficients can remove current from the 
sunnning node. Switches can be implemented with quick 
charge/discharge paths in order to operate at very high data 
rates. A second system and method relates to a digital look-up 
table based high-speed implementation. In the digital imple-
mentation, outputs can be pre-calculated as an n-bit output 
word that drives an n-bit DAC. Each bit of then-bit word can 
then described as an independent function of the known data 
points. Each such function can be implemented as a high-
speed combinational logic block. Both systems and methods 
enable the implementation of pulse shaping filters for multi-
gigabit per second data transmission. 
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HIGH-SPEED PULSE SHAPING FILTER 
SYSTEMS AND METHODS 
CROSS REFERENCE TO RELATED 
APPLICATION 
2 
cessing. Alternate filter implementations are required which 
can support such high data-rates. 
SUMMARY 
A first system and method relates to an analog current-
mode method using branch systems. In the analog current-
mode implementation, multiple branches systems can be 
scaled according to filter coefficients and switched using 
This application claims the benefit under 35 U.S.C. § 119 
(e) of U.S. Provisional Patent Application No. 60/991,830, 
filed on 3 Dec. 2007, the entire contents and substance of 
which is hereby incorporated by reference as if fully set forth 
below. 
BACKGROUND 
10 
known data points. Positive coefficients can add current to the 
s=ing node, while negative coefficients can remove cur-
rent from the summing node. Switches can be implemented 
with quick charge/discharge paths in order to operate at very 
high data rates. A second system and method relates to a 
digital look-up table based high-speed implementation. In the 
Pulse shaping filters are filters used in digital communica-
tions. In digital telecommunications, for instance, pulse shap-
ing is the process of altering a waveform of transmitted 
pulses. One purpose of a pulse shaping filter is to change the 
transmitted signal to suit better communication channels by 
limiting the effective bandwidth of the transmission. In 
essence, by filtering the transmitted pulses, the interference 
caused by the channel can be controlled and/or reduced. 
15 digital implementation, outputs can be pre-calculated as an 
n-bit output word that drives ann-bit DAC. The digital imple-
mentation is accomplished by splitting the processing paths 
into two paths, which effectively reduces the size of the 
looknp table from 2m to 2Cm-l)l2 for anm-tap filter implemen-
20 tation. Each bit of the n-bit word can then described as an 
independent function of the known (m-1 )/2 data points. Each 
such function can be implemented as a high-speed combina-
tional logic block. Both systems and methods enable the 
implementation of pulse shaping filters for multi-gigabit per In addition, pulse shaping is used to increase transmission 
data rates without increasing the bandwidth or the bit error 
rate of the signal. Preferably, the pulse shape used for trans-
mission has a low bandwidth and no inter-symbol interfer-
ence (ISI). A sine function includes both of these properties 
and thus can significantly increase spectral efficiency. A sys-
tem using sine functionality for pulse shaping can be suscep- 30 
tible to timing jitter-thus is not practical-and is challeng-
ing to precisely implement. A rectangular wave, on the other 
hand, is not sensitive to timing jitter, but requires a large 
bandwidth. Commonly-used pulse shapes, such as raised 
cosine, can provide a compromise between the two extremes 35 
of the sine function and the rectangular wave. 
25 second data transmission. 
With the advent of multi-media streaming and other high 
data throughput applications, the required speed of operation 
of pulse shaping filters is growing. Conventional finite 
impulse response (FIR) implementations are no longer suffi- 40 
cient to meet these requirements. 
For example, FIG. 1 illustrates a block diagram of a con-
ventional pulse shaping filter 10 having an upsampling factor 
of 2, which is capable of operating up to a few mega bits per 
second (Mbps). The pulse shaping filter 10 of FIG. 1 includes 45 
a delay system 20, a multiplier system 40, and an adding 
system 60. 
The pulse shaping filter 10 can receive an input signal 12. 
Upon receipt, the input signal 12 is delayed by a predeter-
minednumber of delays blocks with delays ofhalfthe symbol 50 
rate 24 of the delay system 20. As illustrated in FIG. 1, the 
delays 24 are chained together to make up the delay system 
20. Each tap 22, after going through the delay 24, is output to 
a multiplier 42 of the multiplier system 40. Each multiplier 42 
receives both a coefficient (i.e., c,) and a signal 26 from the 55 
different delayed versions of the input signal 12. The multi-
plier 42 multiples the coefficient (i.e., c,) by the signal 26 
received from the delay 24. Each of the outputs 44 of the 
multiplier 42 are input into the adding system 60, which then 
sums for an output 16 of the PSF 10. 60 
Considering that a 13-tap raised cosine filter for a 2 giga 
bits per second (Gbps) wireless transmission having an 
up sampling factor of two the filter has to operate at 4 Giga 
Hertz (GHz). Unfortunately, a digital FIR implementation 
using multipliers and adders is not possible; it requires cha!- 65 
lenging multiplication which takes excessive power and due 
to the mathematics necessary for calculations will delay pro-
These and other objects, features, and advantages of 
embodiments of the present invention will become more 
apparent upon reading the following specification in conjunc-
tion with the accompanying drawing figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram of a conventional pulse shaping 
filter. 
FIG. 2 is a block diagram of a pulse shaping filter, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 3 is a schematic of a delay system, in accordance with 
an exemplary embodiment of the present invention. 
FIG. 4 is a schematic of a multiplier system, in accordance 
with an exemplary embodiment of the present invention. 
FIG. 5 is a schematic of a summing system, in accordance 
with an exemplary embodiment of the present invention. 
FIG. 6 is a graphical representation of a simulated eye-
diagram of a differential pulse shaping filter implementation 
with an analog process, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 7 is a graphical representation of a simulated base-
band signal spectrum before and after entering the pulse 
shaping filter, in accordance with an exemplary embodiment 
of the present invention. 
FIG. 8 is a schematic of a cosine pulse shaping filter in a 
digital implementation, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 9 is a schematic of a delay system for generating a 
six-bit address, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 10 is a graphical representation of a simulated eye-
diagram of a cosine pulse shaping filter implementation with 
a digital process, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 11 is a graphical representation of a signal spectrum 
before and after filtering, in accordance with an exemplary 
embodiment of the present invention. 
DETAILED DESCRIPTION 
To facilitate an understanding of the principles and features 
of various embodiments of the present invention, they are 
US 8,473,535 B2 
3 
explained hereinafter with reference to their implementation 
in an illustrative embodiment. In particular, illustrative 
embodiments of the invention are described in the context of 
being a pulse shaping filter. 
For example, at least two systems and methods to imple- 5 
ment high-speed pulse shaping filters are disclosed herein. A 
first system and method relates to an analog current-mode 
method using branch systems, i.e., switched current-mirrors. 
A second system and method relates to a digital look-up table 
based high-speed implementation. Both of these methods 10 
enable the implementation of pulse shaping filters for multi-
gigabit per second data transmission. 
In the analog current-mode implementation, multiple cur-
rent mirror branches can be scaled according to the filter 
coefficients and switched using present and prior data points. 15 
Positive coefficients are implemented as branches that add 
can current to the summing node, while negative coefficients 
are implemented as branches that can remove current from 
the summing node. The switches can be implemented with 
quick charge/discharge paths in order to operate at very high 20 
data rates. 
4 
implemented with a plurality ofD-flip-flops 21S. The delay 
system 200 can receive the data signal 220, the clock signal 
(CLK) 222, and the CLK_BAR signal 224, all from the input 
signal 102. 
As illustrated in FIG. 3, each D-flip flop includes at least a 
D input, a Q output, and a clock (CLK) input. In an exemplary 
embodiment, the data 220 from the input signal 102 is 
coupled to the D input 21SAD of a first D-flipflop 21SA. The 
CLK signal 222 from the input signal 102 is coupled to a 
clock input 21SAC of the first D-flipflop 21SA. A Q output 
21SAQ of the first D-flipflop 21SA is a first input 232A of a 
second AND gate 232 and the CLK_BAR input 224 is a 
second input 232B of the second AND gate 232. The single 
output 2320 of the second AND gate 232 is a data point (e.g., 
C4). 
The number ofD-flipflops required in the delay system 200 
can be determined by the position of the last non-zero coef-
ficient. For example, as illustrated in FIG. 3, five non-zero 
coefficients are present. 
In an exemplary embodiment wherein there are five non-
In the digital implementation, the outputs can be pre-cal- zero coefficients, data 220 from the input signal 102 is 
culated as an n-bit output word that drives an n-bit digital-to- coupled to a first input 230A of a first AND gate 230 and the 
analog converter (DAC). Each bit of then-bit word can then CLK_BAR signal 224 is coupled to a second input 230B of 
described as an independent function of the present and prior 25 the first AND gate 230. The output 2300 of the first AND gate 
data points. Each such function can be implemented as a 230 is a first data point (e.g., C2). In addition, data 220 from 
high-speed combinational logic block. Splitting the coeffi- the input signal 102 is coupled to the D input 21SAD ofa first 
cients into two sets (even and odd) reduces the size of the D-flipflop 21SA. The CLK signal 222 from the input signal 
lookup table by approximately half. 102 is coupled to the clock input 21SAC of the first D-flipflop 
Embodiments of the invention are not, however, limited to 30 21SA. A Q output 21SAQ of the first D-flipflop 21SA is a first 
a pulse shaping filter. Embodiments of the present invention input 232A to the second AND gate 232 and the CLK_BAR 
can be used to provide a filter system. input 224 from the input signal 102 is the second input 232B 
The materials and components described hereinafter as to the second AND gate 232. The single output 2320 of the 
making up the various elements of the present invention are second AND gate 232 is a second data point (e.g., C4). The Q 
intended to be illustrative and not restrictive. Many suitable 35 output 21SAQ of the first D-flipflop 21SA is coupled to a D 
materials and components that would perform the same or a input 21SBD of a second D-flipflop 21SB. The CLK signal 
similar function as the materials and components described 222 is coupled to the clock input 21SBC of the second D-flip 
herein are intended to be embraced within the scope of the flop 21SB. The Q output 21SBQ is coupled to a first input 
invention. Further, such other materials not described herein 234A of a third AND gate 234 and the CLK_BAR signal 224 
can include, but are not limited to, materials that are <level- 40 is coupled to a second input 234B of the thirdAND gate 234. 
oped after the time of the development of the invention, for An output 2340 of the third AND gate 234 is a third data point 
example. (e.g., C6). Further, the Q output 21SBQ of the second D-flip-
Referringnowtothefigures, whereinlikereferencenumer- flop 21SB is a first input 236A to a fourth AND gate 236 and 
als represent like parts throughout the view, embodiments of the CLK signal 222 is a second input 236B to the fourth AND 
the present invention will be described in detail. 45 gate 236. An output 2360 of the fourth AND gate 236 is a 
As illustrated in FIGS. 2-S, exemplary embodiments of the fourth data point (e.g., CS). The Q output 21SBQ of the 
present invention relate to a system and method of imple- second D-flipflop 21SB is coupled to a D input 21SCD of a 
menting a pulse shape filter 100 in the analog domain. The third D-flipflop 21SC. The CLK signal 222 is coupled to a 
system and method builds from the blocks of the conventional clock input 21SCC of the third D-flipflop 21SC. A Q output 
pulse shape filter, i.e., at least an input signal, a delay system, 50 21SCQ of the third D-flipflop 21SC is a first input 23SA to a 
a multiplier system, and an adder system. fifthAND gate 23S and the CLK_BAR signal 224 is a second 
As illustrated in FIG. 2, the pulse shape filter 100 com- input 23SB of the fifthAND gate 23S. An output 23So of the 
prises an input signal 102, a delay system 200, a multiplier fifthAND gate 23S is a fifth data point (e.g., CS). 
system 300, and an adding or summing system 400. An exem- Each of the data points 2300, 2320, 2340, 2360, and 23So 
plary embodiment of the delay system 200 is illustrated in 55 (i.e., C2, C4, CS, C6, and CS) are coupled to the multiplier 
FIG. 3, an exemplary embodiment of the multiplier system system 300, as illustrated in FIG. 4. 
300 is illustrated in FIG. 4, and an exemplary embodiment of FIG. 4 illustrates the multiplier system 300. The multiplier 
the adding or summing system 400 is illustrated in FIG. S. system 300 includes a current reference branch 30S that is 
The exemplary embodiments illustrated in FIGS. 3-S illus- coupled to at least one branch system 310. The number of 
tratecharacteristicsthataredesirableforanexemplaryimple- 60 branch systems 310 in the multiplier system 300 can be 
mentation, such that the duplications illustrated can be dependent on the number of non-zero coefficients. As illus-
increased or decreased based on the number of taps and the trated in FIG. 4, in an exemplary embodiment, there are five 
number of non-zero coefficients. non-zero coefficients. Each branch system 310 includes at 
The delay system 200 includes a plurality of delays 210. least one NMOS transistor (Ni) comprising a drain, a gate, 
For instance, the delay system 200 can include a digital delay 65 and a source; at least one NMOS switch (Si) comprising a 
chain with half of the symbol period being required first, drain, a gate, and a source; and at least one PMOS transistor 
wherein -r;/2. As shown in FIG. 3, this delay chain can be (Pi) comprising a source, a gate, and a drain. 
US 8,473,535 B2 
5 
In its simplest implementation, the multiplier system 300 
includes a current reference branch 30S and a single branch 
system 310. In such an example, the current reference branch 
30S comprises a current 301, a transistor 302, a NMOS tran-
sistor 304, a NMOS switch 306, and a PMOS transistor 30S. 5 
As shown in FIG. 4, the current (Ibias) 301 can be received 
by the current reference branch 3 OS. The current (!bias) 3 OS is 
coupled to a drain 302D (please correct in figure also) and a 
gate 302G of a transistor 302 (Bl). The source 302S of the 
transistor 302 (Bl) is coupled to a ground 303. The gate 302G 10 
of the transistor 302 (Bl) is coupled to a gate 304G of an 
NMOS transistor 304 (Nl), which is coupled to a gate node 
309. A source 304S of the NMOS transistor 304 (Nl) is 
coupled to the ground 303. A drain 304D of the NMOS 
transistor 304 (Nl) is coupled to a source 306S of a NMOS 15 
switch 306 (Sl). A gate 306G of the NMOS switch 306 (Sl) 
is coupled to the voltage supply 307. A drain 306D of the 
NMOS switch (Sl) is coupled to a drain 30SD and a gate 
30SG of the PMOS transistor 30S (Pl) and the voltage 409 
(Vbias). The source 30SS of the PMOS transistor 30S (Pl) is 20 
coupled to the voltage supply 307. 
The branch system 310 comprises at least a PMOS transis-
tor (Pi) comprising a source, a gate, and a drain; a NMOS 
switch (Si) comprising a drain, a gate, and a source; a NMOS 
transistor (Ni) comprising a drain, a gate, and a source; and a 25 
transistor (Di) comprising a source, a gate, and a drain. 
A first branch system 312 receives a first non-zero (e.g., 
negative) coefficient (i.e., C2) that is coupled to a gate 326G 
of a NMOS switch 326 (S2) and a gate 322G of a transistor 
322 (D2). A drain 322D of the transistor 322 (D2) is coupled 30 
to the ground 303 and a source 322S of the transistor 322 (D2) 
is coupled to a gate 324G of a NMOS transistor 324 (N2) and 
a drain 324D of the NMOS transistor 324 (N2). The source 
324S of the NMOS transistor 324 (N2) is coupled to the 
ground 303, and the drain 324D of the NMOS transistor 324 35 
(N2) is coupled to an output 3120 (V2). The gate 324G of the 
NMOS transistor 324 (N2), the source 322S of the transistor 
322 (D2), anda source 326S of the NMOS switch 326 (S2) are 
also coupled to the output 3120 (V2). The drain 326D of the 
NMOS switch 326 (S2) is coupled to a drain 32SD of the 40 
PMOS transistor 32S (P2). A gate 32SG of the PMOS tran-
sistor 32S (P2) is coupled to the voltage 409 (Vbias). The 
source 32SS of the PMOS transistor 32S (P2) is coupled to the 
voltage supply 307. 
A second branch system 314 receives a second non-zero 45 
(e.g., positive) coefficient (i.e., C4), which is coupled to a gate 
332G of a transistor 332 (D4) and a gate 336G of a NMOS 
switch 336 (S4). A source 332S of the transistor 332 (D4) is 
coupled to the voltage supply 307 and the drain 332D of the 
transistor 332 is coupled to a gate 33SG of a PMOS transistor 50 
33S (P4) and a drain 33SD of the PMOS transistor 33S (P4). 
A source 33SS of the PMOS transistor 33S (P4) is coupled to 
the voltage supply 307. The gate 33SG of the PMOS transistor 
33S (P4), and thus the drain 332D of the transistor 332 (D4), 
are coupled to an output of the branch 3140 (V4) and a drain 55 
336D of the NMOS switch 336 (S4). A source 336S of the 
NMOS switch (S4) is coupled to a drain 334D of a NMOS 
transistor 334 (N4). A gate 334G of the NMOS transistor 334 
(N4) is coupled to the gate 304G of the NMOS transistor 304 
(Nl), i.e., a gate node 309. A source 334S of the NMOS 60 
transistor 334 (N4) is coupled to the ground 303. 
A third branch system 316 receives a third non-zero (e.g., 
positive) coefficient (i.e., CS), which is coupled to a gate 
342G of a transistor 342 (DS) and a gate 346G of a NMOS 
switch 346 (SS). A source 342S of the transistor 342 (DS) is 65 
coupled to the voltage supply 307 and the drain 342D of the 
transistor 342 is coupled to a gate 34SG of a PMOS transistor 
6 
34S (PS) and a drain 34SD of the PMOS transistor 34S (PS). 
A source 34SS of the PMOS transistor 34S (PS) is coupled to 
the voltage supply 307. The gate 34SG of the PMOS transistor 
34S (PS), and thus the drain 342D of the transistor 342 (DS), 
are coupled to an output of the branch 3160 (VS) and a drain 
346D of the NMOS switch 346 (SS). A source 346S of the 
NMOS switch (SS) is coupled to a drain 344D of a NMOS 
transistor 344 (NS). A gate 344G of the NMOS transistor 344 
(NS) is coupled to the gate 304G of the NMOS transistor 304 
(Nl), i.e., a gate node 309, and the gate 334G of the NMOS 
transistor 334 (N4). A source 344S of the NMOS transistor 
344 (NS) is coupled to the ground 303. 
A fourth branch system 31S receives a fourth non-zero 
(e.g., positive) coefficient (i.e., C6), which is coupled to a gate 
3S2G of a transistor 3S2 (D6) and a gate 3S6G of a NMOS 
switch 3S6 (S6). A source 3S2S of the transistor 3S2 (D6) is 
coupled to the voltage supply 307 and the drain 3S2D of the 
transistor 3S2 is coupled to a gate 3SSG of a PMOS transistor 
3SS (P6) and a drain 3SSD of the PMOS transistor 3SS (P6). 
A source 3SSS of the PMOS transistor 3SS (P6) is coupled to 
the voltage supply 307. The gate 3SSG of the PMOS transistor 
3SS (P6), and thus the drain 3S2D of the transistor 3S2 (D6), 
are coupled to an output of the branch 31So (V6) and a drain 
3S6D of the NMOS switch 3S6 (S6). A source 3S6S of the 
NMOS switch (S6) is coupled to a drain 3S4D of a NMOS 
transistor 3S4 (N6). A gate 3S4G of the NMOS transistor 3S4 
(N6) is coupled to the gate 304G of the NMOS transistor 304 
(Nl), i.e., a gate node 309, and the gate 334G of the NMOS 
transistor 334 (N4). A source 3S4S of the NMOS transistor 
3S4 (N6) is coupled to the ground 303. 
A fifth branch system 320 receives a fifth non-zero (e.g., 
negative) coefficient (i.e., CS), which is coupled to a gate 
366G of a NMOS switch 366 (SS) and a gate 362G of a 
transistor 362 (DS).A drain 362D of the transistor 362 (DS) is 
coupled to the ground 303 and a source 362S of the transistor 
362 (DS) is coupled to a gate 364G of a NMOS transistor 364 
(NS) and a drain 364D of the NMOS transistor 364 (NS). The 
source 364S of the NMOS transistor 364 (NS) is coupled to 
the ground 303, and the drain 364D of the NMOS transistor 
364 (NS) is coupled to an output 3200 (VS), which is also 
coupled to the source 362S of the transistor 362 (DS) and the 
gate 364G of the NMOS transistor 364 (NS).Accordingly, the 
gate 364G of the NMOS transistor 364 (NS), the source 362S 
of the transistor 362 (DS), the drain 364D of the NMOS 
transistor 364 (NS) and a source 366S of the NMOS switch 
366 (SS) are all coupled to the output 3120 (VS). The drain 
366D of the NMOS switch 366 (SS) is coupled to a drain 
36SD of the PMOS transistor 36S (PS). The gate 36SG of the 
PMOS transistor 36S (PS) is coupled to the voltage 409 
(Vbias). The source 36SS of the PMOS transistor 36S (PS) is 
coupled to the voltage supply 307. 
The adding system 400 collects the outputs of all the 
branch systems 310, e.g., branch systems 312, 314, 316, 31S, 
and 320, or outputs 3120, 3140, 3160, 31So, and 3200, 
respectively. The adding system can sum the outputs. As 
shown in FIG. S, the adding system 400 can include a number 
of transistors and/or a number of resistors for summing the 
outputs of the branch systems. 
As illustrated, the output 3120 (V2) of the first branch 312 
is coupled to a gate 402G of a first transistor 402 (M2), a drain 
402D of the first transistor 402 (M2) is coupled to a first node 
40S, and a source 402S of the first transistor 402 (M2) is 
coupled to a ground 403. The output 3140 (V 4) of the second 
branch system 314 is coupled to the gate 404G of a second 
transistor 404 (M4), a source 404S of the second transistor 
404 (M4) is coupled to a voltage supply 401, and a drain 404D 
of the second transistor 404 (M4) is coupled to the first node 
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40S. The output 3160 (VS) of the third branch system 316 is 
coupled to the gate 406G of a third transistor 406 (MS), a 
source 406S of the third transistor 406 (MS) is coupled to a 
voltage supply 401, and a drain 40SD of the third transistor 
406 (MS) is coupled to the first node 40S. The output 31So 5 
(V6) of the fourth branch system 31S is coupled to the gate 
412G of a fourth transistor 412 (M6), a source 412S of the 
fourth transistor 412 (M6) is coupled to a voltage supply 401, 
and a drain 412D of the fourth transistor 412 (M6) is coupled 
to the first node 40S. The output 3200 (VS) of the fifth branch 10 
320 is coupled to a gate 40SG of a fifth transistor 40S (MS), a 
drain 40SD of the fifth transistor 40S (MS) is coupled to the 
first node 40S, and a source 40SS of the fifth transistor 40S 
(MS) is coupled to the ground403. The voltage 409 (Vbias) is 15 
coupled to a gate 414G of a PMOS transistor 414 (P7), a 
source 414S of the PMOS transistor414 (P7) is coupled to the 
voltage supply 401, and the drain 414D of the PMOS transis-
tor414 (P7) is coupled to the first node 40S. Thefirstnode40S 
is coupled to the drain 410D and the gate 410G of the tran- 20 
sistor 410 (N7). The source 410S of the transistor 410 (N7) is 
coupled to the ground 403. The first node 40S is coupled to a 
gate 416G of a first NMOS transistor 416 (N3), a drain 416D 
of the NMOS transistor 416 (N3) is coupled to a first end 
420A of a first resistor 420 (Rl), a source 416S of the NMOS 25 
transistor 416 (N3) is coupled to the ground 403. A second 
end 420B of the first resistor 420 (Rl) is coupled to the 
voltage supply 401. The first end 420A of the first resistor 420 
(Rl) is also coupled to the gate 41SG of a second NMOS 
transistor 41S (NlO), a drain 41SD of the second NMOS 30 
transistor (NlO) is coupled to the output 499 of the adding 
system 400, and a source 41SS of the second NMOS transis-
tor 41S (NlO) is coupled to the ground 403. A second resistor 
422 (R2) is coupled at a first end 422A to the voltage supply 35 
401 and at a second end 422B to the output 499 of the adding 
system 400. 
Example and Operation of Pulse Shape Filter 100 
For example, forthe pulse shape filter 100 consider a raised 
cosine pulse shaping filter implementation with nine taps 40 
having a roll-off factorof0.25 with an up sampling factor of2. 
For this example, the coefficients are predetermined as: 
8 
Each current mirror branch or branch system 310 in FIG. 4 
includes at least one an NMOS transistor (Ni), an NMOS 
switch (Si), and a PMOS transistor (Pi). In the branches 
representing negative coefficients C2 and CS (i.e., branch 
systems 312 and 320), the current is set by its PMOS transis-
tor (i.e., PMOS transistor 32S (P2) and PMOS transistor 36S 
(PS), respectively). The NMOS switches 326 (S2) and 366 
(SS) are controlled by the data points C2 and CS from derived 
from the delay system 200 (see, e.g., FIG. 3). The diode-
connected NMOS transistors 324 (N2) and 364 (NS) can 
generate the control voltages V2 and VS (or outputs 3120 and 
3200 of the branch systems 312 and 320, respectively) that 
determine if the appropriate currents have to be steered away 
from the drain current of the diode-connected NMOS tran-
sistor 410 (N7) in FIG. S. 
Still referring to FIG. 4, in the branch systems representing 
the positive coefficients (i.e., branch systems 314, 316, and 
31S), the current is set by the signals C4, CS, and C6 and the 
NMOS transistors 334 (N4), 344 (NS), and 3S4 (N6), respec-
tively. The NMOS switches 336 (S4), 346 (SS), and 3S6 (S6) 
can be controlled by data points C4, CS, and C6 derived from 
the delay system (see e.g. FIG. 3). The PMOS transistors 33S 
(P4), 34S (PS), and 3SS (P6) can generate the control voltages 
V4, VS, and V6 (or outputs 3140, 3160, and 31So of the 
branch systems 314, 316, and 31S, respectively) to add appro-
priately scaled currents to the NMOS transistor 410 (N7) in 
FIG. S using transistors 404 (M4), 406 (MS), and 412 (M6). 
Accordingly, the current summing can be implemented in the 
diode-connected NMOS transistor 410 (N7). The output cur-
rent is mirrored into the NMOS transistors 416 (N3), con-
verted into a voltage level-using the first resistor 420 (Rl )-
and then amplified again by using the NMOS transistor 41S 
(NlO) and the second resistor 422 (R2). 
Referring back to FIG. 4, in order to enable operation at 
multi-giga bits per second, auxiliary charging and discharg-
ing paths are provided using PMOS transistors 322 (D2), 332 
(D4), 342 (DS), 3S2 (D6), and 362 (DS). These transistors 
improve the output voltage waveform when operating at high 
speeds. The simulated eye-diagram of a differential pulse-
shaping filter implemented using switched current mirrors 
(i.e., branch systems) (see FIG. 4) and delay chain (FIG. 3) is 
depicted in FIG. 6. A differential structure can avoid clock 
leakage into the output spectrum. The spectrum of the signals 
before and after pulse shaping is shown in FIG. 7. Notably, 
FIGS. 6-7 are simulated with a 1.9 Gbps symbol rate. 
As illustrated in FIGS. S-9, exemplary embodiments of the 
Cl 
C2 
C3 
C4 
cs 
-0.000 
-0.1856 
0.0000 
0.6274 
1.0000 
45 present invention relate to a system and method of imple-
menting a pulse shape filter 200 in the digital domain. The 
system and method implement a look-up table of the size 
2Cm-l)l2 for this m-tap pulse shape filter in the digital domain. 
C6 0.6274 In the analog system (e.g., pulse shape filter 100), i.e., the 
C7 0.0000 
cs -0.1856 
C9 -0.000 
so switched current mirror implementation or the branch system 
implementation, the up sampling can be achieved in the delay 
chain shown in FIG. 3. Another system and method to imple-
ment upsampling by a factor ofN is to have N parallel paths 
Of the nine coefficients, five are non-zero coefficients. and then do a parallel to serial conversion at the end. 
As shown in FIG. S, the pulse shape filter 200 is illustrated 
in an exemplary embodiment. The number of paths, illus-
trated in FIG. S as having six paths, can vary depending on the 
desired accuracy of the output digital to analog converter. 
In an exemplary embodiment, the pulse shape filter 200 in 
60 a digital domain includes a delay system 900, a processing 
system 1000, and an-bit digital to analog (DAC) converter 
1100. 
The input signal 102 enters the delay system 200 compris- 55 
ing digital delay chain with half the symbol period (t)2). As 
shown in FIG. 3, this can be implemented with at least three 
D-flipflops 21S. The delayed outputs are applied to AND 
gates as a first input along with either the CLK or CLK_BAR 
signals as the second input, so as to realize up sampling. In this 
example, only five data points are required because there are 
only five non-zero coefficients (see above). The actual imple-
mentation can have extra delay elements in the clock and data 
paths so as to compensate for unequal delays in different 
paths.Using the five data points generated by the digital delay 65 
line, the pulse-shaping filter is implemented using switched 
branch systems (i.e., current mirrors) shown in FIG. 4. 
An input signal S02 includes both a data signal S04 and a 
CLK signal S06. The data signal S04 is coupled to a first input 
of the delay system 900, and the CLK signal S06 is coupled to 
a second input of the delay system 900. For example, as 
illustrated in FIG. 9, the delay system 900 can include a 
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plurality of D-flipflops. In an exemplary embodiment, the 
delay system 900 can be referred to as a digital delay line 
comprising a plurality ofD-flipflops daisy chained together. 
In an exemplary embodiment, the number of D-flipflops is 
dependent on the number of filter taps. For example, as illus- 5 
tratedinFIG. 9, there can be six D-flipflops in the 13-tappulse 
shaping filter being implemented. 
The data signal 804 is coupled to a D input 905D of a first 
D-flipflop 905. The CLK signal 806 is coupled to a clock 
input 905C of the first D-flipflop 905.A Q output 905Q of the 10 
first D-flipflop 905 is a first data point ( dO). The Q output 
905Q of the first D-flipflop 905 is coupled to a D input 910D 
of a second D-flipflop 910. The CLK signal 806 is coupled to 
a clock input 910C of the second D-flipflop 910. A Q output 15 
910Q of the secondD-flipflop 910 is a second data point (dl). 
The Q output 910Q of the second D-flipflop 910 is coupled to 
a D input 915D of a third D-flipflop 915. The CLK signal 806 
is coupled to a clock input 915C of the third D-flipflop 915. A 
Q output 915Q of the third D-flipflop 915 is a third data point 20 
( d2). The Q output 915Q of the third D-flipflop 915 is coupled 
to a D input 920D ofa fourth D-flip-flop 920. The CLK signal 
806 is coupled to a clock input 920C of the fourth D-flipflop 
920. A Q output 920Q of the fourth D-flipflop 920 is a fourth 
data point (d3). The Q output 920Q of the fourth D-flipflop 25 
920 is coupled to a D input 925D of a fifth D-flipflop 925. The 
CLK signal 806 is coupled to a clock input 925C of the fifth 
D-flipflop 925. A Q output 925Q of the fifth D-flipflop 925 is 
a fifth data point (d4). The Q output 925Q of the fifth D-flip-
flop 925 is coupled to a Dinput930D of a sixthD-flipflop 930. 30 
The CLK signal 806 is coupled to a clock input 930C of the 
sixth D-flipflop 930. A Q output 930Q of the sixth D-flipflop 
930 is a sixth data point (d5). 
The outputs from the delay system 900 are the delayed 
versions of the input bit stream. Each DAC input bit in FIG. 8, 35 
e.g., bO, bl, b2, b3, b4, and b5, is an output of the processing 
system 1000, which is a function of the outputs of900. Each 
DAC input bit can be evaluated using Even paths and Odd 
paths, based on its numbered coefficient. As a result, by 
processing the outputs of the delay chain, the size of the 40 
lookup table can be reduced from 2m to 2Cm-l)l2 for an m-tap 
pulse shaping filter. These signals are ultimately input into a 
MUX with the CLK signal 806 which performs the upsam-
pling. A 2-input MUX can perform an up sampling by a factor 
of2. Similarly, an N-input MUX can perform an upsampling 45 
by a factor ofN. Each of these outputs is a bit to then-bit DAC 
1100. The output 999 of the DAC is also the output of the 
pulse shaping filter 800. 
Example and Operation of Pulse Shape Filter 200 
For example, this technique can be used in implementing a so 
13-tap raised cosine filter with a roll-off factor of0.3235. The 
tap coefficients in this example are: 
10 
Because the upsampling factor is two, the coefficients are 
divided into two sets: 
Odd: [0.0000 (Cl), 0.0000 (C3), 0.0000 (CS), 1.0000 (C7), 
0.0000 (C9), 0.0000 (Cll), 0.0000 (C13)]; and 
Even: [0.0650 (C2), -0.1691(C4),0.6212 (C6), 0.6212 (CS), 
-0.1691 (ClO), 0.0650 (C12)] 
Because there is a single non-zero coefficient in the Odd 
set, the output ofthis path is solely C7, which is the input data 
delayed by three time periods. The output of the Even path 
can be any one of the 26 possible outcomes because there are 
six non-zero coefficients. For example ifthe last bits were all 
1 s, the output would be: 
0.0650-0.1691 +0.6212+0.6212-0.1691 +0.0650=1.0342 
and so on. 
In operate to run at extremely high speeds, all the possible 
26 outcomes can be precalculated and stored at addresses 
representing the last 6 data inputs. Table 1 (below) lists all the 
possible outcomes as 6 bit binary numbers (obtained after 
scaling and adding a bias). Also shown at the bottom of Table 
1, are the 2 possible outcomes of the odd path. 
TABLE 1 
Precalculated 6 bit outcomes for all possible 6 bit data inputs. 
Also shown are the 2 possible outcomes of the odd path. 
Address 
000000 
000001 
000010 
111101 
111110 
111111 
Outcome 
010101 
010111 
010000 
111010 
110011 
110101 
Odd (d3 ~ 0) 010101 
Odd(d3~1) 110100 Odd Coefficients Outcomes 
The digital delay chain implementing the 6-bit address is 
illustrated in FIG. 9. Each of the precalculated outcomes in 
the Even or Odd paths can be stored as a 6-bit word in 
memory. The use of memory, however, can be avoided if we 
determine each bit's outcome as an output of a combinational 
logic block with 6 inputs (i.e., the address bits). For example, 
this implementation is shown in FIG. 8. 
Each of the 6 bits in the output word is evaluated as an 
output of the Even or Odd combinational block. Six multi-
plexers choose the results of the Odd path in the positive half 
of the clock cycle and the Even path in the negative half of the 
clock cycle. This parallel to serial conversion implements the 
upsampling. The 6-bit output word is fed to a digital-to-
analog converter that generates the analog output. 
The Even and Odd paths can have D flip-flops at their ends, 
so as to latch to the output. The clock applied to these D 
flip-flops can be delayed to compensate for the delay in the 
Cl 
C2 
C3 
C4 
0.0000 
0.0650 
-0.0000 
-0.1691 
55 combinational blocks. The clock fed to the multiplexer select 
terminal is further delayed to compensate for the clock to 
output delay of the flip-flops at the output of Odd and Even 
paths. 
cs 0.0000 
C6 0.6212 
C7 1.0000 
cs 0.6212 
C9 0.0000 
ClO -0.1691 
Cll -0.0000 
C12 0.0650 
C13 0.0000 
Using the topology described in FIG. 8, a 13-tap raised 
60 cosine filter is designed for a roll-off factor of0.3235 and an 
upsampling factor of2. The simulated eye-diagram for a data 
rate of 3.8 Gbps is shown in FIG. 10. The signal spectrum 
before and after filtering is shown in FIG. 11. The filter 
includes some clock feedthrough, which may be avoided by 
65 using differential filters as explained above. 
While exemplary embodiments of the present invention 
have been disclosed herein, it will be apparent to those skilled 
US 8,473,535 B2 
11 
in the art that many modifications, additions, and deletions 
can be made therein without departing from the spirit and 
scope of the invention and its equivalents, as set forth in the 
following claims. 
What is claimed is: 
1. A pulse shaping filter comprising: 
a delay system comprising a digital delay chain; 
a multiplier system comprising at least one multiplier 
adapted to multiply a signal from an input signal or the 
delay system by a predetermined non-zero coefficient, 10 
the multiplier system comprising a current reference 
branch and at least one current branch system coupled to 
the current reference; and 
an adding system for summing each output of each multi-
plier of the multiplier system, 
wherein the current reference branch is adapted to receive 
a biasing current and the current reference branch com-
prises: 
a first PMOS transistor comprising a first PMOS source, 
a first PMOS gate, and a first PMOS drain; 
a first NMOS transistor comprising a first NMOS tran-
sistor source, a first NMOS transistor gate, and a first 
NMOS transistor drain; and 
15 
20 
a first NMOS switch comprising a first NMOS switch 
source, first NMOS switch gate, and a NMOS switch 25 
drain, and 
12 
the first NMOS switch gate of the first NMOS switch is 
coupled to a voltage supply, 
the first NMOS switch drain of the first NMOS switch is 
coupled to the first PMOS drain and the first PMOS 
gate of the first PMOS transistor and a voltage 
(Vbias ), and 
the first PMOS source of the first PMOS transistor is 
coupled to the voltage supply. 
6. The pulse shaping filterof claim 1, the at least one branch 
system configured to receive the predetermined non-zero 
coefficient and comprising: 
a second PMOS transistor comprising a second PMOS 
source, a second PMOS gate, and a PMOS drain; 
a second NMOS transistor comprising a second NMOS 
transistor source, a second NMOS transistor gate, and a 
NMOS transistor drain; and 
a second NMOS switch comprising a second NMOS 
switch source, second NMOS switch gate, and a second 
NMOS switch drain. 
7. The pulse shaping filter of claim 6, the at least one branch 
system further comprising: 
a second transistor comprising a second source, a second 
gate, and a second drain. 
8. The pulse shaping filter of claim 7, the number of the at 
least one branch system is dependent on a number of prede-
termined non-zero coefficients. wherein the first PMOS drain is electrically coupled to 
the first NMOS switch drain and the first NMOS 
switch source is electrically coupled to the first 
NMOS transistor drain. 
2. The pulse shaping filter of claim 1, the digital delay chain 
comprising a plurality of delays. 
9. The pulse shaping filter of claim 8, the transistors of the 
at least one branch system comprising quick charging and 
30 discharging transistors for speedy charging and discharging 
of nodes and enabling high speed operation. 
3. The pulse shaping filter of claim 2, the number of the 
plurality of delays dependent on a position of the last non-
zero coefficient. 
10. The pulse shaping filter of claim 8, the adding system 
comprising an equal number of transistors as the number of 
35 predetermined non-zero coefficients. 
4. The pulse shaping filter of claim 1, 
the digital delay chain comprising a plurality ofD-flipflops 
coupled to a plurality oflogical AND gates for perform-
ing delays and obtaining a unit delay of half the symbol 
period by ANDing delayed signals with CLK and 40 
CLK_bar signals. 
5. The pulse shaping filter of claim 1, the current reference 
branch further comprising: 
a first transistor comprising a first source, a first drain, and 
a first gate, 
wherein: 
the biasing current is coupled to the first drain and the 
first gate of the first transistor, 
the first source of the first transistor is coupled to a 
ground; 
the first gate of the first transistor is further coupled to a 
first NMOS transistor gate of the NMOS transistor, 
the first NMOS transistor gate of the first NMOS tran-
sistor is coupled to a gate node, 
45 
50 
the first NMOS transistor source of the first NMOS 55 
transistor is coupled to the ground, 
the first NMOS transistor drain of the first NMOS tran-
sistor is coupled to the NMOS switch source of the 
first NMOS switch, 
11. The pulse shaping filter of claim 10, the adding system 
generating an output. 
12. A pulse shaping filter operating in the digital domain 
comprising: 
a delay system comprising a plurality of D-flipflops, the 
number of the plurality ofD-flipflops dependent on the 
desired number of taps; 
a processing system comprising a lookup table based digi-
tal implementation created by splitting processing paths 
into two paths and evaluating outputs in the two paths in 
advance; and 
an n-bit digital to analog converter receiving n-bits output 
from the processing system for providing an output, 
the processing system further comprising a dual-input 
MUX receiving the outputs of the lookup table and a 
clock signal for performing an upsampling. 
13. The pulse shaping filter of claim 12, the lookup table 
processing outputs of the delay system is adapted to reduce 
the size of the lookup table from 2m to 2Cm-l)l2 for an m-tap 
pulse shaping filter. 
14. The pulse shaping filter of claim 12, the dual-input 
MUX adapted to perform the upsampling by a factor of two. 
* * * * * 
